发明名称 Method and system for automating unit performance testing in integrated circuit design
摘要 A method and system for automating unit performance testing in integrated circuit design is disclosed. One embodiment of the present invention sets forth a method, which includes the steps of generating a first performance data for the unit to operate on a workload, embedding the first performance data in the workload for a register transfer level (RTL) implementation of the unit to operate on, and determining whether the expected performance of the unit is achieved based on the comparison between the first performance data and a second performance data, wherein the second performance data is generated after the RTL implementation of the unit operates on the workload.
申请公布号 US7870524(B1) 申请公布日期 2011.01.11
申请号 US20070860475 申请日期 2007.09.24
申请人 NVIDIA CORPORATION 发明人 ALFIERI ROBERT A.;SELVANESAN RAJESHWARAN;GHARPURE PRASAD;TYNEFIELD, JR. JOHN DOUGLAS
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址