发明名称 Method of manufacturing semiconductor device, semiconductor inspection apparatus, and program
摘要 A reliability reference storage unit stores reference data for dividing semiconductor devices into equal to or more than three reliability ranks on the basis of the magnitude of an overlay error between a first interconnect layer and a second interconnect layer disposed over the first interconnect layer. An error storage unit stores overlay errors measured at multiple points within the surface of a semiconductor wafer. An error calculation unit calculates the overlay errors for a plurality of semiconductor chips on the basis of the coordinates of the plurality of semiconductor chips within the surface of the semiconductor wafer and the overlay errors stored in the error storage unit. A reliability information providing unit provides reliability information indicating reliability ranks to the plurality of semiconductor chips on the basis of the overlay errors for the plurality of semiconductor chips and reference data.
申请公布号 US2010333052(A1) 申请公布日期 2010.12.30
申请号 US20090588151 申请日期 2009.10.06
申请人 NEC ELECTRONICS CORPORATION 发明人 TSUCHIYA HIDEAKI
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利