发明名称 Resistance Semiconductor Memory Device Having Three-Dimensional Stack and Word Line Decoding Method Thereof
摘要 A resistance semiconductor memory device of a three-dimensional stack structure, and a word line decoding method thereof, are provided. In the resistance semiconductor memory device of a three-dimensional stack structure, in which a plurality of word line layers and a plurality of bit line layers are disposed alternately and perpendicularly, and in which a plurality of memory cell layers are disposed between the word line layers and the bit line layers; the resistance semiconductor memory device includes a plurality of bit lines disposed on each of the bit line layers in a first direction as a length direction; a plurality of sub word lines disposed on each of the word line layers in a second direction as a length direction, intersected to the first direction; a plurality of memory cells disposed on the memory cell layers; and a plurality of main word lines individually disposed on a main word line layer specifically adapted over the bit line layers and the word line layers, in the second direction as a length direction, each one of the plurality of main word lines being shared by a predetermined number of sub word lines. An efficient word line decoding adequate to high integration can be achieved.
申请公布号 US2010329070(A1) 申请公布日期 2010.12.30
申请号 US20100873836 申请日期 2010.09.01
申请人 PARK JOON MIN;KANG SANG-BEOM;OH HYUNG-ROK;CHO WOO-YEONG 发明人 PARK JOON MIN;KANG SANG-BEOM;OH HYUNG-ROK;CHO WOO-YEONG
分类号 G11C8/10 主分类号 G11C8/10
代理机构 代理人
主权项
地址