发明名称 ASYNCHRONOUS LOGIC CIRCUIT, CONGESTION AVOIDING PATH CALCULATION MODULE, SEMICONDUCTOR CIRCUIT, AND PATH CALCULATION METHOD IN ASYNCHRONOUS LOGIC CIRCUIT
摘要 <p>An asynchronous branching module (102) outputs transfer data which has been input in accordance with a handshake protocol to any one of the branch destinations. An asynchronous arbitration module (101) merges transfer paths of the transfer data. A congestion detection module (111) receives an arbitration result signal from the asynchronous arbitration module (101), and outputs congestion information indicating the existence/nonexistence of congestion to a merge source. A congestion avoiding path calculation module (112) receives the congestion information, and exclusively performs a process to store the information in a congestion information storing memory, and a process to control the asynchronous branching module (102) to select a transfer branch destination from branch destinations capable of reaching the goal, on the basis of the congestion information and the goal information of the transfer data, so that the branch destination which does not have congestion information showing the existence of the congestion has priority in the selection.</p>
申请公布号 WO2010150654(A1) 申请公布日期 2010.12.29
申请号 WO2010JP59768 申请日期 2010.06.09
申请人 NEC CORPORATION;TANAKA KATSUNORI 发明人 TANAKA KATSUNORI
分类号 H04L29/04;G06F13/362;G06F13/38;H03K19/20 主分类号 H04L29/04
代理机构 代理人
主权项
地址