发明名称 Error correcting apparatus and error correcting method
摘要 According to one embodiment, an error correction parity bit sequence is generated for a data sequence obtained by adding a dummy symbol of a specific pattern to a digital information sequence modulated to convert into a form satisfying the request of a reproducing system. If the parity bit sequence meets the request of the reproducing system, the modulated digital information sequence excluding the dummy symbol and the parity bit sequence are output in such a manner that the information sequence and parity bit sequence correspond to each other. If the parity bit sequence does not meet the request of the reproducing system, a dummy symbol of another pattern is added to the modulated digital information sequence, thereby generating an error correction parity bit sequence.
申请公布号 US7861136(B2) 申请公布日期 2010.12.28
申请号 US20080146107 申请日期 2008.06.25
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 YOSHIDA KENJI
分类号 H03M13/00 主分类号 H03M13/00
代理机构 代理人
主权项
地址