| 摘要 |
A semiconductor memory includes a plurality of memory cells, a refresh request generator circuit for generating a refresh request signal to refresh the plurality of memory cells based on a number of clock cycles elapsed in a clock signal, a clock cycle detector circuit for detecting the clock cycle of the clock signal, and a refresh controller circuit for controlling a number of memory cells to refresh from among the plurality of memory cells, in accordance with the detected clock cycle.
|
