发明名称 IMPROVEMENTS IN OR RELATING TO INTEGRATED CIRCUIT RELIABILITY
摘要 A method of manufacturing an integrated circuit having minimized electromigration effect, wherein the integrated circuit comprises one or more interconnect, said the or each interconnect comprising a dielectric layer having an intrinsic parameter at a first defined value, characterized in that said method comprises: identifying one or more characteristics of the or each interconnect; determining a minimal process distance from the or each interconnect for the application of one or more first metal elements; calculating a required correction parameter which can correct the intrinsic parameter at said first defined value; calculating a required number of the first metal elements which have the intrinsic parameter at a second defined value, such that the second defined value provides the required correction parameter for the first defined value; applying a plurality of said first metal elements around the interconnect at said minimum process distance to overcome the problem of electromigration caused by the intrinsic parameter at the first defined value.
申请公布号 US2010301487(A1) 申请公布日期 2010.12.02
申请号 US20070599152 申请日期 2007.05.15
申请人 ST MICROELECTRONICS (CROLLES 2) SAS AND FREESCALESEMICONDUCTOR, INC. 发明人 KAWASAKI HISAO;NEY DAVID
分类号 H01L23/48;G06F17/50;H01L21/768 主分类号 H01L23/48
代理机构 代理人
主权项
地址