发明名称 HIGH YIELD AND HIGH THROUGHPUT METHOD FOR THE MANUFACTURE OF INTEGRATED CIRCUIT DEVICES OF IMPROVED INTEGRITY, PERFORMANCE AND RELIABILITY
摘要 A method for forming a contact opening, such as a via hole, is provided. In the method, a sacrificial layer is deposited over a damascene feature prior to exposing a conductor formed in a substrate at a bottom of the opening. The sacrificial layer is provided to prevent damage or contamination of materials used. Even after the conductor has been exposed once or more times, the sacrificial layer can be deposited over the damascene feature to protect it from further damage or contamination by a subsequent process that will further expose the conductor at the contact opening bottom. The exposing step may form a recess in the conductor. By further forming a trench feature over the contact opening, a dual damascene feature can be fabricated. By performing further damascene process steps over already formed damascene interconnect features, various interconnect systems, such as a single damascene planar via, a single damascene embedded via and a dual damascene interconnect system having either a planar via or an embedded via, can be fabricated. Dual damascene interconnect structures having either a sacrificial layer incorporated in them or having no sacrificial layer incorporated in them are also provided.
申请公布号 US2010301491(A1) 申请公布日期 2010.12.02
申请号 US20100831482 申请日期 2010.07.07
申请人 YANG BYUNG CHUN 发明人 YANG BYUNG CHUN
分类号 H01L23/522;H01L21/768 主分类号 H01L23/522
代理机构 代理人
主权项
地址