发明名称 Multi-chip packaging using an interposer with through-vias
摘要 One embodiment relates to forming a plurality of vias extending partially through a body, the vias including sidewalls defined by the body. An insulating layer is formed on the sidewalls and on an upper surface of the body. An electrically conductive layer is formed on the insulating layer, the electrically conductive layer defining first metal pads on the upper surface and second metal pads in contact with the first metal pads, the second metal pads having a denser pitch than the first metal pads. A dielectric layer is formed between adjacent first metal pads and between adjacent second metal pads. A plurality of electronic elements are coupled to the second metal pads. After the coupling the elements, the body is thinned through a lower surface. A portion of the insulating layer in the vias is removed and the electrically conductive layer is coupled to a substrate.
申请公布号 US7841080(B2) 申请公布日期 2010.11.30
申请号 US20070755735 申请日期 2007.05.30
申请人 INTEL CORPORATION 发明人 MUTHUKUMAR SRIRAM;MANCERA RAUL;TOMITA YOSHIHIRO;HWANG CHI-WON
分类号 H01K3/22 主分类号 H01K3/22
代理机构 代理人
主权项
地址