| 摘要 |
Varying embodiments of the present invention provide a MIMO apparatus, such as a transceiver and a method of operation thereof. In an embodiment, the transceiver employs a parallelized, two-stage pipeline architecture that reduces the overall latency of the system. This reduction in latency translates to cost savings and higher data rates for the same hardware clock speed.
|
