发明名称 System and method for optimizing interconnections of memory devices in a multichip module
摘要 An apparatus and method couples memory devices in a memory module to a memory hub on the module such that signals traveling from the hub to the devices have the same propagation time regardless of which device is involved. The hub receives memory signals from a controller over a high speed data link which the hub translates into electrical data, command and address signals. These signals are applied to the memory devices over busses having equivalent path lengths. The busses may also be used by the memory devices to apply data signals to the memory hub. Such data signals can be converted by the memory hub into memory signals and applied to the controller over the high speed data link. In one example, the memory hub is located in the center of the memory module.
申请公布号 US7836252(B2) 申请公布日期 2010.11.16
申请号 US20020232842 申请日期 2002.08.29
申请人 MICRON TECHNOLOGY, INC. 发明人 RYAN KEVIN J.
分类号 G06F12/00;G06F13/00;G06F13/28;G11C5/02;G11C5/04;G11C5/06 主分类号 G06F12/00
代理机构 代理人
主权项
地址