首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
METHOD FOR MANUFACTURING A SILICON-ON-INSULATOR SOI WAFER WITH AN ETCH STOP LAYER
摘要
申请公布号
KR100992210(B1)
申请公布日期
2010.11.04
申请号
KR20077007248
申请日期
2005.11.09
申请人
发明人
分类号
H01L21/20;H01L27/12
主分类号
H01L21/20
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Mobility For Multipoint Operations
MAGNONIC MAGNETIC RANDOM ACCESS MEMORY DEVICE
PHASE CHANGE MEMORY ELEMENTS USING ENERGY CONVERSION LAYERS, MEMORY ARRAYS AND SYSTEMS INCLUDING SAME, AND METHODS OF MAKING AND USING SAME
PORTABLE ILLUMINATION DEVICE
LIGHTING SYSTEM WITH COMBINED DIRECTLY VIEWABLE LUMINOUS OR TRANSMISSIVE SURFACE AND CONTROLLED AREA ILLUMINATION
COOLED ELECTRONIC SYSTEM WITH THERMAL SPREADERS COUPLING ELECTRONICS CARDS TO COLD RAILS
MEMORY MODULE AND LAYOUT METHOD THEREFOR
ELECTRONIC DEVICES WITH FLOATING METAL RINGS
ELECTROMAGNETICALLY ACTUATED SWITCHING DEVICE AND A METHOD FOR CONTROLLING THE SWITCHING OPERATIONS OF SAID SWITCHING DEVICE
INTEGRATED CIRCUIT PASSIVE SIGNAL DISTRIBUTION
Electrostatic Discharge Protection
Magnetoresistive Shield
Magnetic Head Suspension
SCANNING SYSTEM HAVING BRIGHTNESS COMPENSATION APPARATUS AND METHOD THEREOF
MEASUREMENT APPARATUS
SELF-COLLECTING SERS SUBSTRATE
LITHOGRAPHIC APPARATUS AND IN-LINE CLEANING APPARATUS
Linear Phase Microstrip Radio Frequency Transmit Coils
Flexible load current dependent feedback compensation for linear regulators utilizing ultra-low bypass capacitances
STRUCTURES AND METHODS FOR REDUCING DOPANT OUT-DIFFUSION FROM IMPLANT REGIONS IN POWER DEVICES