| 摘要 |
A delay line circuit is provided for aggregating a plurality of CW ultrasound echo signals. The circuit comprises a plurality of series coupled active component delay stages each having a respective tap input configured to receive a respective CW ultrasound echo signal of the plurality of ultrasound echo signals and provide an aggregated ultrasound echo signal.
|
