发明名称 WIRING FAILURE INSPECTION APPARATUS AND METHOD
摘要 PROBLEM TO BE SOLVED: To improve accuracy in detecting the progressive breakage of wires and short-circuit failures. SOLUTION: A wiring failure inspection apparatus 1 for inspecting failures of an inter-chip wire connecting at least two chips to each other is provided with: an inspection current path determination part 2 for determining a path through which an inspection current is made to flow to an inter-chip wire to be inspected according to the type of inspection; a power source voltage determination part 3 for determining an optimal power source voltage for generating the inspection current; and a buffer output control part 4 for making different the output of a buffer connecting to a target inter-chip wire to be inspected and the output of a buffer connecting to an non-target inter-chip wire not to be inspected. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2010249689(A) 申请公布日期 2010.11.04
申请号 JP20090100048 申请日期 2009.04.16
申请人 RENESAS ELECTRONICS CORP 发明人 FUJII SATOSHI
分类号 G01R31/28;G01R31/02 主分类号 G01R31/28
代理机构 代理人
主权项
地址