发明名称 Reduced complexity array line drivers for 3D matrix arrays
摘要 A method of biasing a nonvolatile memory array. The nonvolatile memory array includes a first and second plurality of Y lines, a plurality of X lines, a first and second plurality of two terminal memory cells. Each first and second memory cell is coupled to one of the first or second plurality of Y lines and one of the plurality of X lines, respectively. Substantially all of the first plurality and second plurality of Y lines are driven to a Y line unselect voltage. At least one selected Y line of the first plurality of Y lines is driven to a Y line select voltage while floating remaining Y lines of the first plurality of Y lines and while driving substantially all of the second plurality of Y lines to the Y line unselect voltage.
申请公布号 US2010271885(A1) 申请公布日期 2010.10.28
申请号 US20090385964 申请日期 2009.04.24
申请人 SANDISK 3D LLC 发明人 SCHEUERLEIN ROY E.;FASOLI LUCA
分类号 G11C7/00;G11C8/08 主分类号 G11C7/00
代理机构 代理人
主权项
地址