发明名称 CACHE CONTROL APPARATUS, AND INFORMATION PROCESSING APPARATUS
摘要 <p>A cache control apparatus determines whether to adopt or not data acquired by a speculative fetch by monitoring a status of the speculative fetch which is a memory fetch request output before it becomes clear whether data requested by a CPU is stored in a cache of the CPU and time period obtained by adding up the time period from when the speculative fetch is output to when the speculative fetch reaches a memory controller and time period from completion of writing of data to a memory which is specified by a data write command that has been issued, before issuance of the speculative fetch, for the same address as that for which the speculative fetch is issued to when a response of the data write command is returned.</p>
申请公布号 KR100988334(B1) 申请公布日期 2010.10.18
申请号 KR20080101971 申请日期 2008.10.17
申请人 发明人
分类号 G06F9/06;G06F9/24;G06F9/28 主分类号 G06F9/06
代理机构 代理人
主权项
地址