发明名称 Cryptographic processing apparatus with improved resistance to power analysis
摘要 <p>A cryptographic processing apparatus includes: at least one register configured to store data for operation; a first operation block configured to execute an operation in accordance with data stored in the register; a second operation block configured to execute a logic operation between one of a register-stored value and a key and an operation result of the first operation block; and a decode block configured to decode binary data in units of the predetermined number of bits to convert the binary data into decode data having the number of bits higher than the number of bits of the binary data.</p>
申请公布号 EP2190143(A8) 申请公布日期 2010.10.06
申请号 EP20090252412 申请日期 2009.10.14
申请人 SONY CORPORATION 发明人 NOBUKATA, HIROMI
分类号 H04L9/06 主分类号 H04L9/06
代理机构 代理人
主权项
地址