发明名称 |
Clock signal generation circuit for reducuing current consumption, and semiconductor device having the same |
摘要 |
In an example embodiment, the semiconductor device includes a clock signal generation circuit. The clock signal generation circuit is configured to generate at least one control clock signal in response to an external clock signal and a read command signal. The clock signal generation circuit includes a plurality of delay circuits, and the clock signal generation circuit is configured to selectively disable at least one of the plurality of delay circuits to reduce power consumption.
|
申请公布号 |
US2010244915(A1) |
申请公布日期 |
2010.09.30 |
申请号 |
US20100659881 |
申请日期 |
2010.03.24 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
KWON SANG-HYUK;JEONG BYUNG HOON;LEE JAE WOONG |
分类号 |
H03L7/06 |
主分类号 |
H03L7/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|