发明名称 Low power iterative decoder using input data pipelining and voltage scaling
摘要 A decoder architecture and method for processing codewords are provided. In one implementation, the decoder architecture includes an input buffer configured to receive and store one or more codewords to be processed, and a decoder configured to receive codewords one at a time from the input buffer. The decoder processes each codeword only for a minimum amount of time for the codeword to become error free. The decoder architecture further includes an input buffer monitor and supply regulator configured to change a voltage supply to the decoder responsive to an average amount of time or each codeword to become error free.
申请公布号 US7805642(B1) 申请公布日期 2010.09.28
申请号 US20070676946 申请日期 2007.02.20
申请人 AQUANTIA CORPORATION 发明人 FARJADRAD RAMIN
分类号 H03M13/15;H03M13/37 主分类号 H03M13/15
代理机构 代理人
主权项
地址