发明名称 |
PATTERN GENERATING METHOD, METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, AND COMPUTER PROGRAM PRODUCT |
摘要 |
Pattern formation simulations are performed based on design layout data subjected to OPC processing with a plurality of process parameters set in process conditions. A worst condition of the process conditions is calculated based on risk points extracted from simulation results. The design layout data or the OPC processing is changed such that when a pattern is formed under the worst condition based on the changed design layout data or the changed OPC processing a number of the risk points or a risk degree of the risk points of the pattern is smaller than the simulation result.
|
申请公布号 |
US2010241261(A1) |
申请公布日期 |
2010.09.23 |
申请号 |
US20100705640 |
申请日期 |
2010.02.15 |
申请人 |
TAGUCHI TAKAFUMI;KOTANI TOSHIYA;TAKIMOTO MICHIYA;NAKAJIMA FUMIHARU;ABURADA RYOTA;MASHITA HIROMITSU;IYANAGI KATSUMI;KODAMA CHIKAAKI |
发明人 |
TAGUCHI TAKAFUMI;KOTANI TOSHIYA;TAKIMOTO MICHIYA;NAKAJIMA FUMIHARU;ABURADA RYOTA;MASHITA HIROMITSU;IYANAGI KATSUMI;KODAMA CHIKAAKI |
分类号 |
G05B13/04;G03F1/36;G03F1/68;G03F1/70;G06F17/50;G06F19/00;H01L21/027 |
主分类号 |
G05B13/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|