发明名称 OPERATION SYNTHESIS SYSTEM, OPERATION SYNTHESIS METHOD AND OPERATION SYNTHESIS PROGRAM
摘要 PROBLEM TO BE SOLVED: To provide an operation synthesis technology allowing reduction of power consumption of a circuit to be designed. SOLUTION: The operation synthesis system includes an operation synthesis part and a gating circuit insertion part. The operation synthesis part performs operation synthesis of operation description, and generates a data path graph corresponding to the operation description. Here, the data path graph includes: an input terminal inputted with input data; and an arithmetic unit performing calculation by use of the input data. The gating circuit insertion part inserts a gating circuit between the input terminal and the arithmetic unit. The gating circuit shuts off transmission of the input data to the arithmetic unit from the input terminal when the arithmetic unit does not need the input data, and transmits the input data to the arithmetic unit from the input terminal only when the arithmetic unit needs the input data. COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2010205084(A) 申请公布日期 2010.09.16
申请号 JP20090051291 申请日期 2009.03.04
申请人 RENESAS ELECTRONICS CORP 发明人 EZAKI HISAHIDE
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址