发明名称 Circuit design methodology to reduce leakage power
摘要 A three stage circuit according to the invention comprises a data input, a data output, a control input, two voltage supply inputs. The first stage is electrically connected to the data input and control input and is defined by a combinatorial circuitry with two outputs. The second stage is defined by at least two transistors connected in series between the two voltage supply inputs with their inputs electrically connected to the respective outputs of the first stage and with a common output such that in connection with the first stage they operate as a tri-state gate. The third stage of that three stage circuit is electrically connected to the control input and the common output of the second stage. The three stage circuit is switched to a low leakage state by a control signal feed via the control input and setting the two transistors in their off state resulting in a second stage with a floating common output filtered by the third stage via the control signal actively driven the data output to a specific logic value.
申请公布号 US7795914(B2) 申请公布日期 2010.09.14
申请号 US20080262255 申请日期 2008.10.31
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 GEMMEKE TOBIAS;SCHROEDER FRIEDRICH;BONSELS STEFAN;WENDEL DIETER
分类号 H03K19/00;H03K19/02 主分类号 H03K19/00
代理机构 代理人
主权项
地址