发明名称 METHOD, INTEGRATED CIRCUIT, AND COMMUNICATION UNIT FOR SCHEDULING A PROCESSING OF PACKET STREAM CHANNELS
摘要 A method for scheduling a processing of packet stream channels comprises: determining whether at least one packet stream channel comprises a frame ready for processing; if at least one packet stream channel comprises a frame ready for processing, identifying a frame ready for processing having a highest priority; and scheduling the identified highest priority frame for processing. The method further comprises prioritising frames ready for processing based on at least one of: a frame availability time and an estimated processing time, for each frame.
申请公布号 US2010226386(A1) 申请公布日期 2010.09.09
申请号 US20100738421 申请日期 2010.04.16
申请人 FREESCALE SEMICONDUCTOR, INC. 发明人 STOICA FLORIN-LAURENTIU
分类号 H04L12/28;G06F15/16 主分类号 H04L12/28
代理机构 代理人
主权项
地址