发明名称 CIRCUIT, SYSTEM AND MULTIPLEXING SIGNALS WITH REDUCED JITTER
摘要 A multiplexer circuit, system and method is provided herein for multiplexing signals with reduced jitter by eliminating all crosstalk and power supply noise injection within the multiplexer circuit. For example, crosstalk and supply noise injection may be eliminated by: (i) separating the multiplexing function into three separate logic gates and (ii) allowing only one switching input per logic gate, hi some cases, jitter may be further reduced by distributing the logic gates across three distinct power domains, hi other words, the logic gate inputs may be further isolated by gating each signal in its own power domain. In addition, the multiplexer circuit provides built in delay matching by utilizing three substantially identical logic gates.
申请公布号 WO2007027833(A3) 申请公布日期 2010.09.02
申请号 WO2006US33947 申请日期 2006.08.29
申请人 CYPRESS SEMICONDUCTOR CORP.;LI, GABRIEL 发明人 LI, GABRIEL
分类号 H04J3/04;H03K17/62;H03K19/173;H03M9/00 主分类号 H04J3/04
代理机构 代理人
主权项
地址