发明名称 |
Integrated circuit memory access mechanisms |
摘要 |
A memory cell 36 within an integrated circuit memory is provided with an access controller 32 coupled to a first pass gate 38 and a second pass gate 40. During a write access to the memory cell 38 both the first pass gate 38 and the second pass gate 40 are opened. During a read access, the first pass gate 38 is opened and the second pass gate 40 is closed. This asymmetry in the read and write operations permits an asymmetry in the gates forming the memory cell 36 thereby permitting changes to increase both read robustness and write robustness. The asymmetry in the design parameters of different gates can take the form of varying the gate length, the gate width and the threshold voltage so as to vary the conductance of different gates to suit their individual role within the memory cell 36 which is operating in the asymmetric manner provided by the separate word line signals driving read operations and write operations.
|
申请公布号 |
US2010220542(A1) |
申请公布日期 |
2010.09.02 |
申请号 |
US20090379820 |
申请日期 |
2009.03.02 |
申请人 |
CHEN GREGORY KENGHO;SYLVESTER DENNIS MICHAEL;BLAAUW DAVID THEODORE |
发明人 |
CHEN GREGORY KENGHO;SYLVESTER DENNIS MICHAEL;BLAAUW DAVID THEODORE |
分类号 |
G11C8/00 |
主分类号 |
G11C8/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|