发明名称 Task scheduling method for low power dissipation in a system chip
摘要 A system chip includes a plurality of processing elements for performing primary computations of a plurality of tasks, a plurality of non-processing elements for controlling flow of data associated with the tasks among the processing elements, and a main controller including a scheduler, a resource allocation module, and a power management module. The scheduler assigns the tasks on the processing and non-processing elements with reference to time parameters of the processing and non-processing elements. The resource allocation module controls operations of the processing and non-processing elements with reference to task assignments determined by the scheduler. The power management module performs dynamic voltage management upon the processing and non-processing elements according to the scheduled tasks.
申请公布号 US7779412(B2) 申请公布日期 2010.08.17
申请号 US20050228283 申请日期 2005.09.19
申请人 NATIONAL TSING HUA UNIVERSITY 发明人 LIN YUNG-CHIA;YOU YI-PING;HUANG CHUNG-WEN;LEE JENQ-KUEN
分类号 G06F9/46;G06F1/00;G06F9/455;G06F13/00;G06F15/00;G06F15/16;G06F17/50 主分类号 G06F9/46
代理机构 代理人
主权项
地址