发明名称 Stacking integrated circuit dies
摘要 A stackable die mounting system with an efficient interconnect is disclosed that can have a base chip carrier to interconnect a base integrated circuit die to a circuit board on a first side and to a second stacked integrated circuit on a second side. The second side can include a first region having a pad out configuration of a first input output (I/O) to transmit data to be stored by the stacked integrated circuit die. The base chip carrier can have a second region with a pad out of a second I/O that is configured to receive data transmitted by the stacked integrated circuit die wherein the pad out of the second port is translated and rotated about an axis from the pad out of the first region such that a busses with different functions can be vertically integrated from the circuit board.
申请公布号 US7772708(B2) 申请公布日期 2010.08.10
申请号 US20060513994 申请日期 2006.08.31
申请人 INTEL CORPORATION 发明人 LEDDIGE MICHAEL;MCCALL JAMES A.;DEOSTHALI AJIT;LARSON BRAD
分类号 H01L23/48;H01L21/44 主分类号 H01L23/48
代理机构 代理人
主权项
地址