发明名称 Output buffer circuit, differential output buffer circuit, output buffer circuit having regulation circuit and regulation function, and transmission method
摘要 An output buffer circuit, a differential output buffer circuit, an output buffer circuit having a regulation circuit and a regulation function, and a transmission method, to improve resolution of a pre-emphasis amount without increasing power consumption or a circuit area. The output buffer includes a delay circuit, an inverter and output buffers to transmit a logical signal to a transmission line and generate a waveform having four or more types of signal voltages on a transmission side according to a signal attenuation amount of the transmission line. The output buffer has a selector and a variable resistance portion at an output resistance to change a pre-emphasis amount according to a change in a variable resistance value. The inverter is configured to select a signal to input into the output buffer, invert a data signal and adjust a tap pre-emphasis amount by a select signal of the selector logic.
申请公布号 US7772877(B2) 申请公布日期 2010.08.10
申请号 US20080343521 申请日期 2008.12.24
申请人 HITACHI, LTD. 发明人 CHUJO NORIO;YAMAMOTO KEIICHI;KANAI HISAAKI;YAZAKI TORU
分类号 H03K19/003 主分类号 H03K19/003
代理机构 代理人
主权项
地址