<p>An integrated circuit having a monitor circuit for monitoring timing in a critical path having a target timing margin is disclosed. The monitor circuit has two shift registers, one of which includes a delay element that applies a delay value to a received signal. The inputs to the two shift registers form a signal input node capable of receiving an input signal. The monitor circuit also has a logic gate having an output and at least two inputs, each input connected to a corresponding one of the outputs of the two shift registers. The output of the logic gate indicates whether the target timing margin is satisfied or not satisfied.</p>
申请公布号
WO2010087817(A1)
申请公布日期
2010.08.05
申请号
WO2009US32106
申请日期
2009.01.27
申请人
AGERE SYSTEMS INC.;CHLIPALA, JAMES, D.;MARTIN, RICHARD, P.;MUSCAVAGE, RICHARD;SEGAN, SCOTT, A.
发明人
CHLIPALA, JAMES, D.;MARTIN, RICHARD, P.;MUSCAVAGE, RICHARD;SEGAN, SCOTT, A.