发明名称 DMOS transistor
摘要 This invention provides a DMOS transistor that has a reduced ON resistance and is prevented from deterioration in strength against an electrostatic discharge. An edge portion of a source layer of the DMOS transistor is disposed so as to recede from an inner corner portion of a gate electrode. A silicide layer is structured so as not to extend out of the edge portion of the source layer. That is, although the silicide layer is formed on a surface of the source layer, the silicide layer is not formed on a surface of a portion of a body layer, which is exposed between the source layer and the inner corner portion of the gate electrode. As a result, the strength against the electrostatic discharge can be improved, because an electric current flows almost uniformly through whole of the DMOS transistor without converging.
申请公布号 US7768067(B2) 申请公布日期 2010.08.03
申请号 US20090425592 申请日期 2009.04.17
申请人 SANYO ELECTRIC CO., LTD.;SANYO SEMICONDUCTOR CO., LTD. 发明人 OTAKE SEIJI;KIKUCHI SHUICHI;TAKEDA YASUHIRO;MAKI KENICHI
分类号 H01L29/76;H01L29/94;H01L31/062;H01L31/113;H01L31/119 主分类号 H01L29/76
代理机构 代理人
主权项
地址