发明名称 State-retentive master-slave flip flop to reduce standby leakage current
摘要 A system for storing state values during standby mode operation comprises a master flip flop that receives and stores state information during active mode operation and an associated slave flip flop that receives and stores state information during active mode and standby mode operation. The system further comprises a standby mode control circuit to control the state of the master and slave flip flops during active and standby mode operation based on at least two control signals. A first transfer gate determines the current flow to and from the master flip flop based on the output of the standby mode control circuit. Similarly, a second transfer gate determines current flow to and from the slave flip flop based on the output of the standby mode control circuit. A first power supply powers the master flip flop during active mode operation. Similarly, a separate always-on power supply powers the slave flip flop and standby mode control circuit during active mode and standby mode operation to enable state retention.
申请公布号 US7768331(B1) 申请公布日期 2010.08.03
申请号 US20080018734 申请日期 2008.01.23
申请人 MARVELL INTERNATIONAL LTD. 发明人 BIYANI MANISH
分类号 H03K3/289 主分类号 H03K3/289
代理机构 代理人
主权项
地址