ENABLING AN INTEGRATED MEMORY CONTROLLER TO TRANSPARENTLY WORK WITH DEFECTIVE MEMORY DEVICES

摘要

PURPOSE: An enabling an integrated memory controller is provided to improve the whole performance by applying a lower refresh rate than a predetermined refresh rate which is defined by a memory module. CONSTITUTION: A system(100) comprises an integrated circuit(102), a DRAM sub system(104), and a memory(106). The integrated circuit comprises a logic controlling the transmission of information to the DRAM sub system. The integrated circuit comprises a processor cores and a logic unit(110). The process core is comprised of one of general process cores and an integrated process cores with graphic processor cores.