发明名称 Power line layout techniques for integrated circuits having modular cells
摘要 This invention discloses a integrated circuit (IC) chip having a plurality of modular cells, the chip comprises a first modular cell having a first metal layer, which contains at least two power lines independent of each other; and a second modular cell, juxtaposed to the first modular cell, also having the first metal layer, which contains at least two power lines independent of each other, wherein all the power lines on the first metal layer serving the first modular cell do not extend into the second modular cell, and all the power lines on the first metal layer serving the second modular cell do not extend into the first modular cell.
申请公布号 US7750375(B2) 申请公布日期 2010.07.06
申请号 US20060529925 申请日期 2006.09.30
申请人 TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. 发明人 LEE CHENG HUNG
分类号 H01L27/10 主分类号 H01L27/10
代理机构 代理人
主权项
地址