发明名称 |
Circuits, architectures, apparatuses, systems, and methods for low voltage clock delay generation |
摘要 |
Circuits, systems, and methods for generating a delayed clock signal. The circuit generally includes a first ramp generator configured to produce a first ramp signal in response to a reference clock signal, a first comparison circuit configured to compare the first ramp signal to a first threshold value in response to the reference clock signal to produce a comparison signal, a second ramp generator configured to produce a second ramp signal in response to the comparison signal, and a second comparison circuit configured to compare the second ramp signal to a second threshold value to produce the delayed clock signal.
|
申请公布号 |
US7750706(B1) |
申请公布日期 |
2010.07.06 |
申请号 |
US20070879080 |
申请日期 |
2007.07.13 |
申请人 |
MARVELL INTERNATIONAL LTD. |
发明人 |
CHO THOMAS B.;WANG XIAOYUE |
分类号 |
H03K3/289 |
主分类号 |
H03K3/289 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|