发明名称 MISMATCH MODELING METHOD OF A CAPACITOR
摘要 PURPOSE: A mismatch modeling method of a capacitor is provided to measure mismatch of an MIM(Metal-Insulator-Metal) capacitor changing each rate or size, thereby modeling a rate and side of the capacitor according to a property of an analog circuit. CONSTITUTION: An analog circuit having a capacitor changing a rate or size is prepared and measures each mismatch value(304). A modeling parameter calculates a mismatch model according to the mismatch value and the rate or size of the capacitor and is extracted. A real capacitor mismatch value is calculated by applying the modeling parameter and a rate and size of the real capacitor for modeling to the mismatch model(308).
申请公布号 KR20100069115(A) 申请公布日期 2010.06.24
申请号 KR20080127705 申请日期 2008.12.16
申请人 DONGBU HITEK CO., LTD. 发明人 CHOI, JUNG HYUN
分类号 G06F17/50;G06F19/00 主分类号 G06F17/50
代理机构 代理人
主权项
地址