发明名称 |
Combined encoder/syndrome generator with reduced delay |
摘要 |
A combined encoder/syndrome generator is provided that has a reduced delay. The combined encoder/syndrome generator generates check symbols during an encoding process and error syndromes during a decoding process. The combined encoder/syndrome generator has two or more blocks. The output of each block is fed as an input into a subsequent block. Each block can perform computations in parallel to reduce the delay of the encoding system.
|
申请公布号 |
US7743311(B2) |
申请公布日期 |
2010.06.22 |
申请号 |
US20060341230 |
申请日期 |
2006.01.26 |
申请人 |
HITACHI GLOBAL STORAGE TECHNOLOGIES NETHERLANDS, B.V. |
发明人 |
HASSNER MARTIN;HWANG KIRK |
分类号 |
H03M13/00 |
主分类号 |
H03M13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|