发明名称 CLOCK REPRODUCING APPARATUS AND METHOD
摘要 A common mode of a waveform of a duobinary transmission signal (IN) is set to 0 and the size of a data eye is set to Veye; and reference potentials Vref_H and Vref_L are set to the following values: Veye/√{square root over (3)}≦̸Vref—H≦̸Veye/√{square root over (2)}  (1) −Veye/√{square root over (2)}≦̸Vref—L≦̸−Veye/√{square root over (3)}  (2) More particularly, effect becomes remarkable by setting the reference potentials Vref_H and Vref_L to central values in ranges shown in Equations (1) and (2), respectively. In the central values, fluctuation (jitter) of transition data becomes the smallest, and a jitter characteristic of a reproducing clock becomes the best. Consequently, a clock reproducing apparatus in which a received clock from duobinary transmission data is reproduced with high accuracy is provide.
申请公布号 US2010150289(A1) 申请公布日期 2010.06.17
申请号 US20060088358 申请日期 2006.09.28
申请人 NEC CORPORATION 发明人 SUNAGA KAZUHISA;YAMAGUCHI KOUICHI;FUKAISHI MUNEO
分类号 H04L7/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址