Phase-locked loop including sampling phase detector and charge pump with pulse width control

摘要

Phase-locked loop (PLL) circuitry in which a sampling phase detector samples the output signal in accordance with the reference signal and a frequency detector detects the output signal frequency in accordance with the reference signal.