发明名称 DELAY CIRCUIT
摘要 PURPOSE: A delay circuit is provided to stop the oscillation of a ring oscillator by delaying the rising edge and the falling edge of an input signal as the cycle of a specified fixed length. CONSTITUTION: A delay circuit(100) comprises an edge detector and a counter. An edge detector(110) outputs a first control signal in response to the rising edge or the falling edge of the input signal. A counter counts the number of pulse of an output pulse signal is outputted from the ring oscillator. The counter(130) outputs a second control signal when it is reached to a predetermined count number. A ring oscillator(120) comprises a basis delay circuit controlling the pulse length of an output pulse signal according to the first setting signal.
申请公布号 KR20100063665(A) 申请公布日期 2010.06.11
申请号 KR20090118384 申请日期 2009.12.02
申请人 RENESAS ELECTRONICS CORPORATION 发明人 OKUBO JUNYA
分类号 G11C8/00;G11C11/407;H03K19/00 主分类号 G11C8/00
代理机构 代理人
主权项
地址