发明名称 METHOD FOR PLANARIZATION AND MANUFACTURING AN INSULATION LAYER OF A SEMICONDUCTOR DEVICE
摘要 PURPOSE: A method for planarization and a manufacturing an insulation layer of a semiconductor device are provided to reduce a CMP(Chemical Mechanical Polishing) scratch by executing a first and second polishing. CONSTITUTION: An insulating material is formed in a trench formed in a semiconductor substrate(100). A CMP process for planarizing the insulating material is performed. The CMP process comprises a first polishing and a second polishing. The first polishing is executed by using slurry and an activator. The second polishing is executed by using ionized water. The first planarization process and the second planarization process are performed one time respectively.
申请公布号 KR20100060610(A) 申请公布日期 2010.06.07
申请号 KR20080119269 申请日期 2008.11.28
申请人 DONGBU HITEK CO., LTD. 发明人 CHOI, DONG HO
分类号 H01L21/304 主分类号 H01L21/304
代理机构 代理人
主权项
地址