发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND DESIGNING METHOD OF THE SAME
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit, and to provide a designing method for the circuit having high performance. SOLUTION: A semiconductor integrated circuit includes: a logic circuit (first circuit 1) for generating an enable signal, indicating whether a clock is valid/invalid from an input signal; a clock gating circuit (AND circuit 20) for inputting the enable signal and a clock signal and outputting a gated clock signal; a buffer circuit 21 for inputting a clock signal and outputting a buffered clock signal; a first low-through latch group (low-through latch 10) for inputting the gated clock signal; a high-through latch group (high-through latch 12) for inputting the gated clock signal; and a second low-through latch group (low-through latch 11) for inputting the buffered clock signal. COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2010124403(A) 申请公布日期 2010.06.03
申请号 JP20080298291 申请日期 2008.11.21
申请人 NEC CORP 发明人 INUI SHIGETO
分类号 H03K3/037 主分类号 H03K3/037
代理机构 代理人
主权项
地址