发明名称 FERROELECTRIC MEMORY DEVICE
摘要 PROBLEM TO BE SOLVED: To suppress an increase in bit line capacity even when a ferroelectric memory fuse is provided. SOLUTION: The ferroelectric memory device 70 includes a sense amplifier 1, a ferroelectric memory fuse part 40, and a cell unit SU1. The ferroelectric memory fuse part 40 includes a ferroelectric memory fuse 2a, a ferroelectric memory fuse 2b, a select transistor STff/, and a select transistor STff. The ferroelectric memory fuses 2a and 2b have the same structure as a memory cell part 11, a memory cell part 12, a memory cell part 21, and a memory cell part 22 disposed in the cell unit SU1. A bit line BL and a bit line BL/ disposed in the cell unit SU1 are not extended to the ferroelectric memory fuse part 40. COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2010123174(A) 申请公布日期 2010.06.03
申请号 JP20080294787 申请日期 2008.11.18
申请人 TOSHIBA CORP 发明人 HASHIMOTO DAISUKE;TAKASHIMA DAIZABURO;SHIGA HIDEHIRO
分类号 G11C11/22 主分类号 G11C11/22
代理机构 代理人
主权项
地址