发明名称 Design method, design apparatus, and computer program for semiconductor integrated circuit
摘要 The relative placement orders of cells with respect to circuit diagram information received are automatically determined, and the cells are automatically placed in relative positional relationships according to the placement orders given to the circuit diagram information.
申请公布号 US7730431(B2) 申请公布日期 2010.06.01
申请号 US20050281590 申请日期 2005.11.18
申请人 ELPIDA MEMORY, INC. 发明人 KITANO TOMOHIRO
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利