发明名称
摘要 The invention intends to realize a high accuracy of some picoseconds in skew compensation as well as a downsized circuit scale. A phase shifter using analog circuits that allows a downsized circuit scale and a high-accuracy phase shifting is adopted in order to finely shift the phase between a clock signal and a data signal. The phase shifter passes the clock signal or the data signal through a low pass filter having a pass band not higher than the based frequency of the clock signal to extract the frequency factors not higher than the based frequency factors. After dividing the extracted signal into plural signals, the phase shifter inputs the clock signal or the data signal having the phase shifted to plural variable gain amplifiers. Next, the phase shifter inputs the outputs from the variable gain amplifiers to an adder or a subtracter, and inputs the signal after being added or subtracted to a limit amplifier to reshape it into a rectangular wave. Thus, by analogically adjusting the outputs from the variable gain amplifiers, the phase shifter shifts the phase of the input clock signal or data signal.
申请公布号 JP4467233(B2) 申请公布日期 2010.05.26
申请号 JP20020371302 申请日期 2002.12.24
申请人 发明人
分类号 G06F1/10;H04L7/00;H03K5/08;H03K5/13;H03K5/131;H03K5/135;H04B10/07;H04B10/2507;H04B10/40;H04B10/50;H04B10/60;H04L7/04;H04L27/227 主分类号 G06F1/10
代理机构 代理人
主权项
地址