| 摘要 |
Two integrated circuit die (12, 14) each having a processing core (20, 48) and on-board memory (30, 32, 60, 62) are interconnected and packaged together to form a multi-chip module (10). The first die (12) is considered primary and the second die (14) is considered secondary are connected through an interposer (16). The first and second die may be the same design and thus have the same resources such as peripherals (28, 56) and memory and preferably have a common system interconnect protocol. The core of the second die is disabled or at least placed in a reduced power mode. The first die includes minimal circuit (34, 26) for interconnecting to the second die. The second die has some required interface circuitry (52) and an address translator (50). The result is that the core of the first die can perform transactions with the memory and other resources of the second integrated circuit as if the memory and other resources were on the first die. |
