| 摘要 |
The row decoder receives writing instruction signal and reading instruction signal to selectively activate one of the word lines according to an input state of row address signals. The data buffer receives a data input signal when the writing instruction signal is received, and drives corresponding one of the bit lines and amplifies a minute reading signal transmitted to one of the bit lines to output a data output signal when the reading instruction signal is received. The power supply circuit supplies a certain voltage to the memory cell, and in response to the reading instruction signal, keeps the voltage at a ground potential.
|
