摘要 |
The invention relates to a communication system between a first and a second independently clocked devices (L,R), in particular chips, comprising, for each device, at least a transmitter (TXL,TXR) and a receiver (RXL,RXR) connected to each other in a crossed way in correspondence of an inter-chip communication channel (ICC). Advantageously according to the invention, the communication system further comprises a synchronizer (40) in turn including at least a first and a second synchronization block (20L,20R), having respective input terminals (INrL,INrR) connected to the receivers (RXL,RXR) and respective output terminals (OUTtL,OUTtR) connected to the transmitters (TXL,TXR) and comprising at least:
- a test pattern generator (23);
- comparison means (21,22) to check a matching between stored and received test pattern signals; and
- a delay block (26) able to change the clock phases. |