发明名称 V-shaped multilevel full-chip gridless routing
摘要 A router organizes an IC area into an array of global routing cells (GRCs) and generates a congestion map providing a separate congestion factor for each GRC boundary. The router then iteratively partitions the IC area into progressively smaller tiles while selecting a route for each net passing between tiles when possible without altering any previously routed net. The router thereafter iteratively merges the tiles into progressively larger tiles while selecting a route for each previously unrouted net residing wholly within a single tile, altering routes of previously routed nets when necessary to accommodate the selected route. When selecting each route for any connection of a net, the router seeks to minimize a cost function of congestion factors of all GRC boundaries.
申请公布号 US7707536(B2) 申请公布日期 2010.04.27
申请号 US20070681859 申请日期 2007.03.05
申请人 SPRINGSOFT USA, INC. 发明人 LIN SHYH-CHANG;CHEN TAI-CHEN;CHANG YAO-WEN;CHANG FENG-YUAN
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利