发明名称 PLL CIRCUIT
摘要 A PLL circuit comprising an oscillation unit, a frequency division unit, a phase comparison unit, and a generation unit comprises a switching unit that switches between a first state in which a control voltage output from the generation unit is input into the oscillation unit and a second state in which a reference voltage is input into the oscillation unit; and a correction unit that, in the second state, compares the control voltage output from the generation unit with the reference voltage, and corrects a frequency at which the oscillation unit oscillates with respect to a voltage input into the oscillation unit, such that the control voltage output from the generation unit is equivalent to the reference voltage.
申请公布号 US2010090768(A1) 申请公布日期 2010.04.15
申请号 US20090560395 申请日期 2009.09.15
申请人 CANON KABUSHIKI KAISHA 发明人 YAMAZAKI YOSHIKAZU
分类号 H03L7/06 主分类号 H03L7/06
代理机构 代理人
主权项
地址