发明名称 CIRCUIT ARRANGEMENT AND MANUFACTURING METHOD THEREOF
摘要 PROBLEM TO BE SOLVED: To provide a method for manufacturing a circuit arrangement in which the main surface of a semiconductor element is coated with a thin sealing resin. SOLUTION: A semiconductor wafer 20 where an external connection electrode 16 is formed is housed in a cavity 36 of metal molds 32 and 34, and a resin sheet 42 containing a thermo-setting resin is interposed between the semiconductor wafer 20 and the lower surface of the inner wall of the metal mold 34. Under this condition, the metal mold is heated at around 180°C, and by injecting a liquid sealing resin from a gate 44, the upper surface of a semiconductor wafer 20 is covered with the injected first sealing resin while the lower surface of the semiconductor wafer 20 is covered with the second sealing resin 14B containing a molten resin sheet 42. COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2010086991(A) 申请公布日期 2010.04.15
申请号 JP20080250910 申请日期 2008.09.29
申请人 SANYO ELECTRIC CO LTD;SANYO SEMICONDUCTOR CO LTD 发明人 MINO KATSUYOSHI;KANAKUBO MASARU;MOGI MASAMI
分类号 H01L21/56;H01L23/12 主分类号 H01L21/56
代理机构 代理人
主权项
地址